The US. Environmental Protection Agency (EPA) has funded a pilot project to assist small and medium-size manufacturers who want to minimize their generation of waste but who lack the expertise to do so. In an effort to assist these manufacturers Waste Minimization Assessment Centers (WMACs) were established at selected universities and procedures were adapted from the EPA Waste Minimization Opportunity Assessment Manual (EPA/625/7-88/003, July 1988). That document has been superseded by the Facility Pollution Prevention Guide (EPA/600/R-92/088, May 1992). The WMAC team at Colorado State University performed an assessment at a plant that manufactures printed circuit boards. Templates for the circuit design are generated from customer-supplied circuit information. Copper/epoxy laminates and copper foil are cut into blank boards and layers. Circuit patterns are generated through a series of photolithographic and plating processes. The team's report, detailing findings and recommendations, indicated that the onsite ion-exchange treatment of metalcontaining rinse water generates regenerant solutions that could be further treated by electrowinning to recover metals and to achieve significant cost savings.
Introduction
The amount of waste generated by industrial plants has become an increasingly costly problem for manufacturers and an additional stress on the environment. One solution to the problem of waste generation is to reduce or eliminate the waste at its source.
University City Science Center (Philadelphia, PA) has begun a pilot project to assist small and medium-size manufacturers who want to minimize their generation of waste but who lack the in-house expertise to do so. Under agreement with EPA's J National Risk Management Research Laboratory, the Science Z Center has established three WMACs. This assessment was 3 done by engineering faculty and students at Colorado State g University's (Fort Collins) WMAC. The assessment teams have considerable direct experience with process operations in 5 manufacturing plants and also have the knowledge and skills lJJ 3 needed to minimize waste generation.
0
The pollution prevention opportunity assessments are done for 8 small and medium-size manufacturers at no out-of-pocket cost 01 to the client. To qualify for the assessment, each client must fall within Standard Industrial Classification Code 20-39, have ? gross annual sales not exceeding $75 million, employ no more f: than 500 persons, and lack in-house expertise in pollution LL z
The potential benefits of the pilot project include minimization 0 of the amount of waste generated by manufacturers, and reduction of waste treatment and disposal costs for participating plants. In addition, the project provides valuable experience for graduate and undergraduate students who participate in the program, and a cleaner environment without more regulations and higher costs for manufacturers. 
Plant Background
This plant manufactures printed circuit boards. It operates approximately 4700 hr/yr to produce about 100,000 ft2 of product annually.
Manufacturing Process
The plant, which functions as a job-and small-productionshop, produces single-sided, double-sided, and multi-layer circuit boards.
Circuit information is received from customers as blueprints, films, computer diskettes, or computer-generated artwork. Circuit information that is received as artwork is digitized and computer-stored. The template for the circuit design, known as the working film, is laser-generated from the customer's circuit information. Programs that provide drilling instructions for the computer-controlled drilling machines are generated digitally.
The raw materials for printed circuit boards include copper/ epoxy laminates and copper foil. Laminates and foil are cut into blank boards and layers using hydraulic shears. Component holes are then generated in the blank boards using highspeed, numerically-controlled drilling machines. The drilled boards are mechanically scrubbed in preparation for plating.
Circuit patterns are created on the individual layers of multilayer boards with dry-film, positive-image photoresist. The first step in transferring the electrical circuit design to the individual layers is laminating a UV-sensitive dry-film photoresist to the layers. An image of the design is generated by placing a template of the circuit over the film and exposing the film to UV light. Exposed film is polymerized and protects the underlying copper circuitry and unexposed photoresist is removed with an aqueous developing solution and rinse. Unwanted copper is then removed with an ammonidhydrogen peroxide etchant. The remaining protective film is removed with an alkaline resist stripper leaving the desired copper circuitry. Fiberglass weave sheets impregnated with resin are placed between each layer, and the array is heated and bonded in a hydraulic press. Component holes are then drilled in the multi-layer panels, and the holes are cleaned with a sulfuric acid-based de-smear solution. Further processing of multi-layer boards is identical to that of single and double-sided boards.
The circuit patterns for single and double-sided boards, and the outer layers of the multi-layer boards are generated by a series of photolithographic and plating processes. First, the surfaces are copper-plated in an electroless plating process. This process deposits copper on all exposed surfaces, including the surfaces of drilled holes. Photoresist is then laminated to the board surfaces. Additional copper is electrolytically plated on the surface circuit patterns. After cleaning, the pattern is electrolytically plated with tidlead solder to protect the copper circuity during subsequent steps to remove the resist film and unwanted copper. The tinhead layer is removed following resist stripping and copper etching. A solder mask is silk-screened and thermally cured to the board surfaces prior to dipping the boards in molten tidlead solder. The solder layer provides the customer with a surface for mounting electrical components. Additional processing involves conditioning of the soldered surfaces, cleaning, rinsing, and inspecting the finished circuit boards. Final processing includes silk-screen application of a legend, routing, rinsing, electrical testing, inspections, packaging, and shipping.
An abbreviated process flow diagram for the production of printed circuit boards is shown in Figure 1 .
Existing Waste Management Practices
This plant already has implemented the following techniques to manage and mint flowing rinses.
Pollution Prevention Opportunities
The type of waste currently generated by the plant, the source of the waste, the waste management .method, the quantity of the waste, and the waste management cost for each waste stream identified are given in Table 1 . Table 2 shows the opportunities for pollution prevention that the WMAC team recommended for the plant. The opportunity, the type of waste, the possible waste reduction and associated savings, and the implementation cost along with the simple payback time are given in the table. The quantities of waste currently generated by the plant and possible waste reduction depend on the production level of the plant. All values should be considered in that context.
It should be noted that the economic savings of the opportunities, in most cases, results from reduction in raw material and costs associated with waste treatment and disposal. Other savings not quantifiable by this study include a wide variety of possible future costs related to changing emissions standards, liability, and employee health. It also should be noted that the savings given for each opportunity that pollution prevention opportunity alone and do not reflect duplication of savings that may result when the opportunities are implemented in a package. 
